Two-dimensional transient simulations of AlGaN/GaN HEMTs are performed in which a deep donor and a deep acceptor are considered in a semi-insulating buffer layer. It is shown that lag phenomena and current slump could be reproduced. Particularly, it is shown that gate lag is correlated with relatively high source access resistance of AlGaN/GaN HEMTs, and that drain lag could be a major cause of current slump. The current slump is more pronounced when the deep-acceptor density in the buffer layer is higher and when an off-state drain voltage is higher, because trapping effects become more significant. It is concluded that an acceptor density in the buffer layer should be made low to minimize current slump, although current cutoff behavior may be degraded when the gate length is short.
Introduction
Recently, AlGaN/GaN HEMTs have received great attention because of their potential applications to high power microwave devices [1] . However, slow current transients are often observed even if the drain voltage V D or gate voltage V G is changed abruptly (called drain lag or gate lag) [2] . The slow transients mean that dc I-V curves and RF I-V curves become quite different, resulting in lower RF power available than that expected from dc operation [1, 2] . This is called power slump or current slump. These are serious problems, and there are many experimental works reported [1] [2] [3] [4] [5] . However, only a few theoretical works are made recently [4, 6] , where effects of a donor-type surface state (near the valence band) or effects of a bulk deep acceptor (∼ 1 eV above the midgap of GaN) are studied for gate lag or pulsed I-V curves in AlGaN/GaN HEMTs. But, the type of traps and their energy levels seemed to be artificial. So, in this work, we have made simulations of AlGaN/GaN HEMTs with a semi-insulating buffer layer in which trap levels based on experiments are considered, as in our previous work on GaN MESFETs [7] , and showed that the lag phenomena and current slump could be reproduced. Particularly, we show that the gate lag is correlated with relatively high source access resistance of AlGaN/GaN HEMTs, and also give a way to reduce the current slump. shallow donor, a deep donor and a deep acceptor. Some experiments show that two levels (E C -1.7 eV, E C -2.85 eV) are associated with current slump in GaN-based FETs [2] , so that we use energy levels of E C -2.85 eV (or E V + 0.6 eV) for the deep acceptor and of E C -1.7 eV for the deep donor. Other experiments show shallower energy levels for deep donors in GaN [8] , and hence we vary the deep donor's energy level E DD as a parameter. Basic equations are Poisson's equation including ionized deep-level terms, continuity equations for electrons and holes which include carrier loss rates via the deep levels, and rate equations for the deep levels. We have calculated the drain current responses when V D and/or V G are changed abruptly. We have next calculated a case when V G is also changed. Fig.3 shows calculated turnon characteristics when V G is changed from the threshold voltage V th to 0 V, with onstate drain voltage V Don as a parameter. The characteristics are similar to those in Fig.2 , and hence the change of V D (drain lag) is regarded as essential in this case. However, as seen in the uppermost curve of Fig.3 , some transients are observed when only V G is changed. This indicates that gate lag occurs due to deep levels in the buffer layer. We will describe below why the gate lag arises. Fig.4 shows a comparison of (a) conduction-band-edge energy profiles, (b) electron density profiles, and (c) ionized-deep donor density N DD + profiles between the off state and the on state. Note that only V G is different here. From Fig.4(a) , in the on state, some potential drops are observed between source and gate, indicating that source access resistance becomes important. It is understood that due to this potential drop at the source side, when V G becomes negative and the channel is depleted, electrons do not all flow into the source and drain electrodes, but can be injected into the buffer layer as seen in Fig.4(b) . These electrons are captured by deep donors, and hence N DD + decreases in the off state, as seen in Fig.4(c) . Because of this increase in negative space charges in the buffer layer, even if V G is switched on, I D remains at a low value until the deep donors begin to emit electrons, showing gate-lag behavior.
Physical Model

Lag Phenomena
Current Slump
Next, we have studied dependence of current slump on deep-level densities in the buffer layer. Fig.5 shows calculated I D -V D curves for different deep-acceptor density N DA . In this figure, we plot by point (x) the drain current at t = 10 -8 s after V G is switched on. This is obtained from the turn-on characteristics, and this curve corresponds to a quasi-pulsed I-V curve with pulse width of 10 -8 s. It is seen the drain currents in the pulsed I-V curves become rather lower than those in the steady state, showing current slump behavior. This type of current reduction is commonly observed experimentally in AlGaN/GaN HEMTs. It is clearly seen that the current slump is more pronounced for higher N DA . This is because trapping effects become more remarkable due to higher ionized (empty) deep-donor density N DD + . It is concluded that the acceptor density must be made low to minimize current slump. Finally, we have studied dependence of current slump on an off-state drain voltage V Doff . As seen in Fig.5 , the current slump is more pronounced for higher V Doff , and contribution of drain lag to it becomes large. This is because for higher V D , electrons are injected deeper into the buffer layer and more electrons are captured by the deep donors, resulting in heavier current reduction. This tendency is also reported experimentally in AlGaN/GaN HEMTs [3] .
